



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/570,290

02/28/2006

Adrianus Josephus Bink

NL031031

5446

65913

7590

09/04/2008

NXP, B.V.

NXP INTELLECTUAL PROPERTY DEPARTMENT

M/S41-SJ

1109 MCKAY DRIVE

SAN JOSE, CA 95131

EXAMINER

GIARDINO JR, MARK A

ART UNIT

PAPER NUMBER

2185

NOTIFICATION DATE

DELIVERY MODE

09/04/2008

ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Office Action Summary	Application No. 10/570,290	Applicant(s) BINK ET AL.	
	Examiner MARK A. GIARDINO JR	Art Unit 2185	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 13 June 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-18 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 6/13/2008 has been entered.

The Examiner acknowledges the applicant's submission of the amendment dated 6/13/2008. At this point, claims 1, 8, and 11 have been amended and claims 12-18 have been added. Thus, claims 1-18 are pending in the instant application.

The instant application having Application No. 10/570,290 has a total of 18 claims pending in the application, there are 2 independent claims and 16 dependent claims, all of which are ready for examination by the examiner.

REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2, 4, 5, and 7-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Emma et al (US 5,584,002).

Regarding Claim 1, Emma teaches an integrated circuit, comprising:
at least one processing unit (Processor 340 in Figure 5);
a cache memory having a plurality of memory modules for caching data (Cache Unit 300 in Figure 5);

remapping means for performing an unrestricted remapping within said plurality of memory modules (inherently present to remap the data from one congruence class to another congruence class, Column 3 Lines 54-58), wherein the unrestricted remapping permits remapping the memory modules from a first physical bank of memory modules (each bank corresponds to a congruence class in Emma, Column 1 Lines 38-41) to a second physical bank of memory modules (Column 3 Lines 54-58, when the data is remapped from a first congruence class to a second congruence class, it is the equivalent of going from a first bank to a second bank).

Regarding Claim 2, Emma teaches the integrated circuit according to Claim 1, wherein said cache memory is a set-associative cache (Column 8 Lines 20-22).

Regarding Claim 4, Emma teaches the integrated circuit according to Claim 1, wherein said remapping means is adapted to perform the remapping on the basis of a reduction mapping (Column 9 Lines 5-18, where the remapping means must take as input the congruence and synonym class parameters but only output the identification (AMID) bits, therefore there are fewer output symbols than input symbols).

Regarding Claim 5, Emma teaches all limitations of Claim 1, further comprising:

a Tag RAM unit associated to said cache for identifying which data is cached in said cache memory (included in Cache Directory 310 of Figure 5, the AHIGH field 307 acts as a tag);

wherein said remapping means is arranged in series with said Tag RAM unit (Column 9 Lines 5-18, since the remapping is done at power-on, the remapping is done prior to any checking of the Tag RAM, thus the remapping and Tag RAM are arranged serially).

Regarding Claim 7, Emma teaches all limitations of Claim 5, further comprising a look up table for marking faulty memory modules (Column 9 Lines 9-11, the SC bit of each cache entry acts as a look up table for each faulty module).

Regarding Claim 8, Emma teaches a method of cache remapping in an integrated circuit having at least one processing unit (processor 340 in Figure 5); a main memory for storing data (present between the cache and processor, Column 2 Lines 42-44); and a cache memory having a plurality of memory modules for caching data (caching unit 300 in Figure 5), the method comprising:

performing an unrestricted remapping within said plurality of modules, wherein the unrestricted remapping permits remapping the memory modules from a first physical bank of memory modules to a second physical bank of memory modules (Column 3 Lines 54-58, when the data is remapped from a first congruence class to a second congruence class, it is the equivalent of going from a first bank to a second bank).

Regarding Claim 9, Emma teaches all limitations of Claim 1, wherein the remapping means is further configured to distribute faulty memory modules evenly over

a plurality of banks (Column 9 Lines 5-18, where alternate congruence classes are selected among synonym classes, thus a fault in a particular bank is mapped to a particular synonym class, and a fault from a different bank would be mapped to a different synonym class, thereby evenly distributing the faults, also see how each congruence class is assigned a synonym class, Column 3 Lines 26-35).

Regarding Claim 10, Emma teaches all limitations of Claim 1, wherein the remapping means is further configured to perform an unrestricted remapping at a block/line granularity level of modules (Emma teaches remapping at a line granularity, Column 3 Lines 33-35).

Regarding Claim 11, Emma teaches the integrated circuit according to Claim 1, wherein the remapping means is further configured to remap at least one of the memory modules from an index to a different index (Column 5 Lines 5-18, the remapping is done by remapping the AMID field [corresponding to the cache index] in a different congruence class).

Regarding Claim 14, Emma teaches all limitations of Claim 8, wherein the unrestricted remapping is performed on the basis of a reduction mapping using less output symbols than input symbols (Column 9 Lines 5-18, where the remapping means must take as input the congruence and synonym class parameters but only output the identification (AMID) bits, therefore there are fewer output symbols than input symbols).

Regarding Claim 15, Emma teaches all limitations of Claim 8, further comprising marking a look up table for marking faulty memory modules (Column 9 Lines 9-11, the SC bit of each cache entry acts as a look up table for each faulty module).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 3 is rejected under U.S.C. 103(a) as being unpatentable over Emma in view of Asher (US 6,671,822).

Regarding Claim 3, Emma teaches all limitations of Claim 1 as described above. However, Emma does not teach a programmable permutation means for remapping. Asher teaches remapping means adapted to perform the remapping on the basis of a programmable permutation function (see bus 18 in Figure 2, which uses a multiplexer to permute way 0 to another given way; it is the multiplexer select bits that enable this permutation mapping to be programmed). It would have been obvious to a person of ordinary skill in the art to which the subject matter pertains at the time the invention was made to have used programmable permutation functions instead of a reduction mapping, since programmable permutation functions allow for greater flexibility in choosing which line to remap to (Column 6 Lines 21-22 in Asher).

Claim 6 is rejected under U.S.C. 103(a) as being unpatentable over Emma in view of Kramer (US 4,868,869).

Regarding Claim 6, Emma teaches all limitations of Claim 1 as been discussed above. However, Emma does not teach a Tag RAM in parallel with said remapping means. Kramer teaches several lookup tables and additional circuitry (which is what a Tag RAM unit and a remapping unit with Map RAM are) connected in parallel (see Figure 9 in Kramer). It would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains to have placed the Tag RAM and remapping means of Emma in parallel as taught by Kramer. As motivation, connecting circuitry in parallel generally leads to a faster circuit. Thus, by putting the units in parallel, additional benefits are obtained.

Claim 11 is rejected under U.S.C. 103(a) as being unpatentable over Emma in view of Arimilli et al (US 5,978,888).

Regarding Claim 11, Emma teaches all limitations of Claim 1 as discussed above. However, Emma does not teach wherein the remapping means is further configured to remap at least one of the memory modules from an index within the first physical bank of memory modules to a new way and a different index within the second physical bank of memory modules. However, Arimilli teaches an unrestricted mapping that provides "an arbitrary assignment of particular addresses to particular congruency class" (Column 6 Lines 40-54, particularly lines 50-54 in Arimilli), thus allowing a memory module to be moved from an index within the first bank of memory modules to a new way and different index within the second memory modules. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to

which the subject matter pertains to have implemented the mapping of Arimilli in the device of Emma because it would improve cache efficiency (Column 6 Lines 43-44 in Arimilli).

Regarding Claim 13 Emma teaches all limitations of Claim 1 as discussed above. However, Emma does not teach wherein the remapping means is further configured to remap at least one of the memory modules to a new way and a same index within the second physical bank of memory modules. However, Arimilli teaches an unrestricted mapping that provides "an arbitrary assignment of particular addresses to particular congruency class" (Column 6 Lines 40-54, particularly lines 50-54 in Arimilli), thus allowing a memory module to be moved from a new way and a same index within the second physical bank of memory modules. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have implemented the mapping of Arimilli in the device of Emma because it would improve cache efficiency (Column 6 Lines 43-44 in Arimilli).

Regarding Claim 17, Emma teaches all limitations of Claim 8 as discussed above. However, Emma does not teach wherein the remapping means is further configured to remap at least one of the memory modules from an index within the first physical bank of memory modules to a new way and a different index within the second physical bank of memory modules. However, Arimilli teaches an unrestricted mapping that provides "an arbitrary assignment of particular addresses to particular congruency class" (Column 6 Lines 40-54, particularly lines 50-54 in Arimilli), thus allowing a memory module to be moved from an index within the first bank of memory modules to

Art Unit: 2185

a new way and different index within the second memory modules. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have implemented the mapping of Arimilli in the device of Emma because it would improve cache efficiency (Column 6 Lines 43-44 in Arimilli).

Regarding Claim 18, Emma teaches all limitations of Claim 1 as discussed above. However, Emma does not teach wherein the remapping means is further configured to remap at least one of the memory modules to a new way and a same index within the second physical bank of memory modules. However, Arimilli teaches an unrestricted mapping that provides "an arbitrary assignment of particular addresses to particular congruency class" (Column 6 Lines 40-54, particularly lines 50-54 in Arimilli), thus allowing a memory module to be moved from a new way and a same index within the second physical bank of memory modules. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have implemented the mapping of Arimilli in the device of Emma because it would improve cache efficiency (Column 6 Lines 43-44 in Arimilli).

Claim 12 is rejected under U.S.C. 103(a) as being unpatentable over Emma in view of Leung et al (US 5,829,026).

Regarding Claim 12, Emma teaches all limitations of Claim 1 as discussed above. However, Emma does not teach wherein said cache memory comprises a plurality of dynamic random access memory modules. Leung teaches using DRAM

Art Unit: 2185

modules in a cache (Column 1 Lines 32-34 in Leung). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have used DRAM in the cache memory of Emma because DRAM are less expensive than traditional memory (Column 2 Lines 40-43 Leung). Thus, by combining the devices, additional benefits are obtained.

Regarding Claim 16, Emma teaches all limitations of Claim 8 as discussed above. However, Emma does not teach wherein said cache memory comprises a plurality of dynamic random access memory modules. Leung teaches using DRAM modules in a cache (Column 1 Lines 32-34 in Leung). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have used DRAM in the cache memory of Emma because DRAM are less expensive than traditional memory (Column 2 Lines 40-43 Leung). Thus, by combining the devices, additional benefits are obtained.

ARGUMENTS CONCERNING PRIOR ART REJECTIONS

Rejections - USC 102/103

Regarding the argument regarding claims 1 and 8 that Emma does not disclose remapping memory modules from one physical bank to another physical bank of memory, it has been considered but is not persuasive. Even though the bank may not be physically contiguous, the logical addresses in the congruence classes still have corresponding physical addresses, of which the physical addresses in a given congruence class constitute a bank. Since Emma states that a hardware failure causes

the remapping (Column 3 Lines 54-58) the congruence classes must have a physical implementation in hardware.

The number of congruence classes does not appear to have a bearing on whether the banks are logical or physical, nor does the loss of a single store element in a set associative cache leading to the disabling of a set of a congruence class. Since increasing the congruence classes would allow for an increase in the amount of bytes that can be held in the cache, though the cache would still contain the same number of ways. Regarding the loss of a single store element, the loss of a single set appears to mean that there is one fewer places for data of a given address to go, similar to a faulty memory module in a bank of applicant's specification.

CLOSING COMMENTS

Conclusion

STATUS OF CLAIMS IN THE APPLICATION

The following is a summary of the treatment and status of all claims in the application as recommended by **M.P.E.P. ' 707.07(i)**:

CLAIMS REJECTED IN THE APPLICATION

Per the instant office action, claims 1-18 have received a first action on the merits and are subject of a first action non-final.

DIRECTION OF FUTURE CORRESPONDENCES

Any inquiry concerning this communication or earlier communications from the

Art Unit: 2185

examiner should be directed to M. Anthony Giardino whose telephone number is (571) 270-3565 and can normally be reached on Monday - Thursday 7:30am – 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Sanjiv Shah can be reached on (571) 272-4098. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

M.A. Giardino

/M.G./

Patent Examiner
Art Unit 2185

September 2, 2008

/Sanjiv Shah/
Supervisory Patent Examiner, Art Unit 2185